Abstract-This paper presents a second-order pulsewidth modulation (PWM) feedback loop to improve power supply rejection (PSR) of any open-loop PWM class-D amplifiers (CDAs). PSR of the audio amplifier has always been a key parameter in mobile phone applications. In contrast to class-AB amplifiers, the poor PSR performance has always been the major drawback for CDAs with a half-bridge connected power stage. The proposed PWM feedback loop is fabricated using GLOBALFOUNDRIES' 0.18-μm CMOS process technology. The measured PSR is more than 80 dB and the measured total harmonic distortion is less than 0.04% with a 1-kHz input sinusoidal test tone.
I. INTRODUCTION
C LASS-D amplifiers (CDAs) are becoming the most prevalent choice for battery-operated audio systems. This is mainly due to their remarkably high power efficiency over a large modulation index range [1] , [2] . Fig. 1 (a) depicts the basic structure of a conventional open-loop analog CDA. It consists of three basic blocks, namely an analog pulsewidth modulation (PWM) stage, a CDA power stage, and a passive LC low-pass filter. The analog PWM stage modulates an input audio signal onto the duty cycle of high-frequency switching pulses (typically 200-400 kHz). It has been reported that the PWM stage can be implemented with digital means, thereby leading to a fully digital audio amplifier solution [3] - [5] . This is very desirable as digital CDAs eliminate the need for a power hungry digital-to-analog converter (DAC) to convert the digitally stored audio signal back into analog form for amplification. Recent research has shown that the PCM-to-PWM conversion stage can generally be linearized, at the cost of circuit complexity [6] - [8] . C. K. Lam and K. S. Yeo are with the School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Avenue, S639798 Singapore (e-mail: lamc0011@e.ntu.edu.sg, eksyeo@ntu.edu.sg).
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Digital Object Identifier 10.1109/TPEL.2012.2230027 loop manner to avoid further increasing the design complexity of the digital PWM stage.
In fact, open-loop digital CDAs can achieve very good performance provided that the power supply rails in the power switching stage are well regulated [9] . However, audio amplifiers are often connected to the battery directly in cell phone applications. The typical charge and discharge profile of the battery, and the GSM time-division multiple access (TDMA) noise caused by the transmit RF power amplifier in the cell phones at 217 Hz often modulate the battery voltage [10] . In some cases, the power supply noise at the load can be partially suppressed by configuring the output as a bridge-tied load as depicted in Fig. 1(c) . However, the half-bridge amplifier power stage as depicted in Fig. 1(b) is still adopted by most of the current-art commercial CDA designs due to its simple structure, reduced material cost, and smaller form factor [11] . Additionally, in applications such as an audio headphone amplifier, the half-bridge power stage is more suitable due to the hardware limitation of the headset connector [12] . Since an open-loop half-bridge amplifier has no common mode or other form of noise rejection as in its differential full-bridge counterpart, it is worthwhile to investigate a way to improve the power supply rejection (PSR) of a digital open-loop CDA with the half-bridge power stage. An evident way to mitigate the power supply noise is to apply negative feedback to the analog PWM stage in analog CDA [13] , although a closed-loop PWM stage often results in dc errors and aliasing errors due to the feedback ripple signal [14] . Fortunately, these errors can be minimized by utilizing a minimum aliasing error (MAE) loop filter as proposed in [14] . On the other hand, a similar technique in digital CDA often requires an analog-to-digital converter (ADC) in the feedback 0885-8993/$31.00 © 2012 IEEE path [15] , [16] . This ADC restricts the cost and performance competences of digital amplifiers. Therefore, a more elegant error correction technique is to apply negative feedback directly to the power stage instead of the PCM-to-PWM stage [10] . In this way, the design complexity of the digital PCM-to-PWM stage is greatly reduced, and the requirement of the ADC in the feedback path is also eliminated. In fact, several PWM feedback techniques had been developed to improve the PSR of the halfbridge CDA power stage [17] - [19] ; however, the improvement made by these techniques is rather inadequate.
In this paper, an analysis of the design and performance of the proposed PWM feedback loop for the half-bridge CDA power stage is presented. It had been proven by simulation in [20] that the second-order PWM feedback loop has a very good PSR and total harmonic distortion (THD) performance. Here, the techniques to further improve the THD performance of the second-order PWM feedback loop by analyzing the causes of its inherent harmonic distortion are discussed. First, a mathematical analysis of a first-order PWM feedback loop is performed to provide an insight into its inherent harmonic distortion. To do so, the PWM input signal is assumed to be an ideal PWM signal derived by open-loop natural sampling of a sinusoidal signal. The simulation and practical measurement results based on GLOBALFOUNDRIES' (GF's) 0.18-μm process technology are presented. In addition, the THD performance of the proposed closed-loop PWM CDA half-bridge power stage under different load conditions is also discussed.
The outline of this paper is given as follows. In Section II, the pulsewidth correction concept is presented. In Section III, the PSR analysis for the proposed PWM feedback loop is discussed. In Section IV, the THD analysis for the proposed firstand second-order PWM feedback loops for the half-bridge CDA power stage is discussed. Finally, in Section V, simulation and experimental results of an integrated circuit based on the proposed architecture which combines the benefits of digital input with an analog feedback loop are presented.
II. PULSEWIDTH CORRECTION CONCEPT
One of the unique features of PWM CDA is that the audio reproduction quality can be preserved if the overall pulse area within each PWM cycle is maintained [18] . This can be further illustrated by the mathematical expression of the effective average output signal v o (t) taken from the load of any PWM CDAs as follows.
Assuming that the PWM signal is generated by a balanced power supply system, Fig. 2 shows one PWM cycle with a period 
(1) where T is the period of a PWM cycle, d is the duty ratio of the PWM cycle, and v s is the amplitude of the PWM signal.
Equation (1) shows that any changes in the amplitude of the PWM signal can be directly compensated by altering its duty ratio within the same PWM cycle to maintain the equivalent v o (t). In view of that, a PWM feedback system should be designed to intelligently remodulate the pulse width of the PWM signal in a similar manner to effectively compensate for any amplitude error introduced in the CDA output power stage. However, it is rather challenging to apply a PWM feedback loop in the CDA power stage due to the following constraints. First, the signals at the input and the output of the power stage are both digital. Second, any correction introduced to improve the PSR and THD should preferably maintain the switching frequency at the output for low power dissipation considerations. Third, the correction system should not introduce harmonic distortion to its output during normal operation.
III. PWM FEEDBACK LOOP FOR THE HALF-BRIDGE CDA POWER STAGE
To circumvent the constraints and to meet the objectives discussed in the previous section, let us take a look at an analog PWM negative feedback loop [20] as depicted in Fig. 3 . Note that this topology is very similar to the one used for self-oscillating (SO) CDAs, despite the fact that the input in this case is a PWM signal. In other words, this topology can be considered as a special case of the SO CDAs where an analog feedback mechanism is applied to the digital PWM signal. As a result, the system analysis becomes very complicated. A very detailed linearity analysis of the distortion mechanism for SO CDAs resulting from a higher order loop filter had been presented in [21] and [22] . However, very little literature had reported the linearity analysis of PWM input amplifiers. Fig. 4 (a) and (b) depicts the implementation of the PWM feedback topology described in Fig. 3 using a first-and second-order integrator, respectively. The corresponding PSR performance of the proposed designs were modeled based on the equivalent noise transfer functions (NTFs) in [20] as shown in (2a) and (2b) for the first-and second-order PWM feedback loop, respectively. The detailed analysis of the linearized comparator gain K in (2a) and (2b) has been derived by Risbo in [23] 
where G 1 is the dc gain of the first-order integrator (G 1 = −1/(R * C 1 )), K is the combined linearized gain of the quantizer and the power stage, and R =
In general, CDA feedback systems with a higher order loop filter often generate extra distortion to the overall circuit [13] , [21] - [23] . This is either due to the dc error (for closed-loop system utilizing an even-order loop filter) or the phase modulation error (for closed-loop system utilizing an odd-order loop filter) from the high-frequency ripple that affects the overall system linearity [14] , [23] . In fact, this conclusion is drawn based on a quasi-stationary approximation (QSA), which assumes that the audio signal is constant over one PWM cycle. Instead, a systematic time-domain analysis was derived for the proposed second-order PWM feedback loop in [24] without any approximation to fully capture all the nonlinearity in the system. The conclusions drawn from [24] are further discussed in the later part of this paper.
IV. THD ANALYSIS FOR THE PROPOSED CDA POWER STAGE

A. Mathematical Analysis for the First-Order PWM Feedback Loop
In order to enhance the THD performance of the second-order PWM feedback loop that was reported in [20] , an investigation on the THD performance of its first-order counterpart was first done to gain some insight into the THD performance of the general PWM feedback loop architecture. reason for that is to isolate any potential nonlinearities generated by the PWM feedback loop for analysis purposes. In addition, all of the signal magnitudes are normalized between the range of ±1. It is worthwhile to mention here that an adder is used in the Simulink model to obtain the difference between the input and output PWM signals instead of a subtractor because of the negative integrator gain, thus giving rise to a negative feedback system. Thereby, the integrator performs a first-order integration on the difference signal h i (t) and the relay resembles the hysteresis comparators in Fig. 3 . In addition, the CDA output inverter stage is modeled by a simple delay for analysis purposes. Fig. 6 depicts the time-domain waveforms for one PWM cycle of the PWM feedback loop with 50% duty ratio PWM input signal. Before analyzing the signal waveform, the PWM cycle is divided into four phases. In phases 1 and 3, the input PWM signal (g i (t)) and the antiphase output PWM signal (g o (t)) have the same magnitude, resulting in a large constant integrator input voltage (h i (t)). Thereby, the integrator integrates this constant voltage, resulting in a ramp at its output (h o (t)) with a gradient opposite to the polarity of h i (t) due to the negative integrator gain. Subsequently, g o (t) switches its state once the voltage of h o (t) reaches the threshold voltage of the hysteresis comparator, ±V, as depicted in Fig. 6 . On the other hand, g i (t) and g o (t) have different voltage levels during phases 2 and 4. As a result, the resulting h i (t) is effectively zero under this condition. Therefore, h o (t) remains at the respective threshold voltage level until g i (t) switches state. Under noise-free conditions, g o (t) should ideally be the same as g i (t) with only a constant time delay. This can be proven in the following by using a similar mathematical approach as in [25] .
From the characteristic of the hysteresis comparator, the following relationship can be obtained:
where +V = upper threshold voltage level of the hysteresis comparator and −V = lower threshold voltage level of the hysteresis comparator. It is assumed that g i (t) is modulated from a triangular waveform with a carrier frequency of 1/T and the switching instants of g i (t) and g o (t) in Fig. 6 are denoted by (4) . To simplify the analysis, Table I summarizes the condition of g i (t), g o (t), and h i (t) for each of the time intervals between the switching instants A n , B n , C n , and D n denoted in Fig. 6 A n = (nT + α n ) , B n = (nT + β n )
where n is an integer, nT + α n = an up-switching instant when g i (t) switches to + 1, nT + β n = a down-switching instant when g i (t) switches to − 1, nT + γ n = a down-switching instant when g o (t) switches to − 1, and nT + δ n = an up-switching instant when g o (t) switches to + 1. Based on Fig. 5 , the mathematical expression for h o (t) can be described by the following equation:
where
To further simplify the analysis, the initial condition at the beginning of phase 1 (when t = nT + α n ) for h o (t) is assumed to be at the upper threshold voltage level, +V, of the hysteresis comparator as shown in Fig. 6 . Therefore
With this initial condition defined in (6), equation (5) can be easily solved to obtain the following expression which describes h o (t) in phase 1:
As depicted in Fig. 6 , the voltage level of h o (t) reaches the lower threshold voltage level, −V, of the hysteresis comparator at the end of phase 1 (when t = nT + γ n ). Therefore, the final condition for (7) is given as
By substituting (8) into (7), we obtain the expression describing the timing interval between A n < t < C n
Similarly, the expression for phase 3 can be obtained using the same approach
According to [25] , g i (t) and g o (t) can be described as
, and H(t) is a step function, (H(t) = 0 for t < 0 and H(t) = 1 for t > 0). By substituting (9) and (10) into (12) g o (t) = 1 + 2
By comparing (11) and (13), it can be concluded that g o (t) for the first-order PWM feedback loop is just a linear phase-shifted version of g i (t) by a constant time delay of (2V /G 1 ). In theory, the first-order PWM feedback loop would not generate any inherent harmonic distortion to its input reference PWM signal. Therefore, the output audio reproduction quality depends solely on the input reference PWM signal, which is a topic beyond the scope of this paper. However, it is still advisable to keep this delay to its minimum to avoid stability problems. Hence, the integrator gain of G 1 should be maximized. In addition, the NTF in (2a) also suggests that the PSR performance depends heavily on both G 1 and K. Therefore, it is again advisable to keep both G 1 and K as high as possible. Doing so minimizes the time delay between g i (t) and g o (t) as depicted in (13) . However, there are some restrictions in maximizing G 1 and K. For instance, if G 1 is designed to be excessively high, h o (t) might saturate [see Fig. 7(a) ] to the positive supply rail while the integrator is trying to produce a positive slope at its output when 
B. Causes of Inherent Harmonic Distortion for a Second-Order PWM Feedback Loop
Fig. 8 depicts a MATLAB Simulink model for the secondorder PWM feedback loop. This model comprises a first-order integrator with a gain of G 1 and a second-order integrator with a gain of G 2 . The correction signal is produced by summing the first-and second-order integrator output signals. It had been shown in [20] that the THD of the second-order PWM feedback loop is higher than that of its first-order counterpart.
Equation (14) describes the transfer function of the secondorder integrator based on Fig. 4(b) . By comparing (14) to Fig. 8 , the respective gain values of G 1 and G 2 can be identified as shown in (15) and (16) Fig. 9(a) shows the time-domain waveform of the secondorder PWM feedback loop in the absence of supply noise. Similar to the analysis for the first-order design, h o (t) is again divided into four phases in a single PWM cycle. However, h o (t) no longer has a constant slope in phases 1 and 3, and a constant voltage in phases 2 and 4 in this case. This is due to the secondorder integrating effect on h i (t). For instance, the constant slope in phases 1 and 3 becomes a corresponding second-order curve (parabola) due to the integration of a ramp signal (first-order integrated signal). Similarly, the constant value in phases 2 and 4 becomes a corresponding constant slope for the same reason.
As derived earlier, the mathematical harmonic distortion analysis for the first-order design was relatively straightforward. This is because the instantaneous voltage value of h o (t) at the end of each phase is predictable and consistent from cycle to cycle regardless of the modulation index of g i (t) under the nonoise condition. In contrast, the corresponding mathematical analysis for the second-order model is considerably more complicated. It was explained in [21] - [23] that the second-order loop filter would always result in higher distortion than its firstorder counterpart due to the significant contribution of the dc error as a direct consequence of the ripple signal [14] . However, the approach adopted in [21] - [23] is based on a QSA, which limits the accuracy of the linearity analysis. Therefore, a very detailed and systematic mathematical analysis for the secondorder PWM feedback loop was derived in [24] (see (17) later). This analysis proceeds in the time domain: between each switching instant of the input or output, the behavior of the amplifier is readily determined by straightforward integration. The result is a system of difference equations which are algebraic equations relating the integrator outputs sampled at time t = A n +1 to the corresponding values sampled at time t = A n . The key to the analysis is the observation that, while the integrator outputs themselves contain both high-frequency and low-frequency components, the sampled values vary only slowly with n and hence contain just audio-frequency components. The disparity in time scales between the switching and the audio signal then allows the use of systematic perturbation methods to solve the difference equations, giving the sampled integrator outputs as power series in the small parameter ε = ωT , where ω is a typical angular frequency of the input. The audio output of the amplifier may also be calculated term by term as a power series in ε. The systematic nature of the perturbation calculation ensures that 1) all distortion terms are picked up at each order in ε and 2) one can readily estimate the order of magnitude of the remaining distortion terms. The calculation itself in [24] is highly detailed and not all intermediate steps have a clear intuitive interpretation. However, the key to the calculation is that at no stage is any QSA made: at no point is it assumed that one may consider the audio signal to be effectively constant over a switching period. While such an approximation is good "at leading order," the slight changes to the audio signal over a switching period must be accounted for in a fully systematic treatment. For a sinusoidal audio input σ(t) = σ 0 sin(ωt), the audio output of the second-order PWM feedback loop g a (t) is clearly also periodic and so can be expanded as a Fourier series. In view of the symmetries of the input, σ(t) = − σ(t) and σ(t + π/ω) = − σ(t), it is clear that only sines are needed and then only those whose angular frequencies are odd multiples of ω. Thus, g a (t) can be expanded as a Fourier sine series of odd harmonics
where k is a non-negative integer, ω is the angular frequency of the input audio signal,
2 ), and σ 0 is the output audio magnitude. Equation (17) shows that the original input sinusoidal signal is reproduced at the output of the second-order PWM feedback loop with distortion of order (ωT ) 2 . It means that the output harmonic distortion increases with the input audio frequency. In general, (17) provides us a detailed insight into the harmonic distortion behavior of the second-order design. However, it is more practical to intuitively understand the causes of harmonic distortion generated by the second-order feedback loop from engineering viewpoints. Fig. 9 (b) and (c) depicts the respective output waveforms h o (t) of the second-order PWM feedback system with two different input modulation indices. The absolute voltage difference between h o (A n ) and h o (C n ) is denoted as |ΔV AC n |, and similarly, the absolute voltage difference between h o (B n ) and h o (D n ) is denoted as |ΔV B D n |. Based on Fig. 9(b) and (c), |ΔV AC n | and |ΔV B D n | are to a good approximation proportional to the modulation index of g i (t). Furthermore, the duration of the time intervals in phases 1 and 3 depends heavily on the values of |ΔV AC n | and |ΔV B D n |, respectively. Put differently, the time durations of phases 1 and 3 vary with the duty ratio of g i (t). In contrast to the first-order design, the time delays in phases 1 and 3 in this case are not consistent in each PWM cycle even in the absence of supply noise. Hence, it can be safely concluded that g o (t) is not an exact reproduction of g i (t) for the second-order PWM feedback loop. This effect is not very obvious for g i (t) that carries low audio frequency content. This is because the change in duty ratio between adjacent PWM cycles would be relatively small for g i (t) with low audio frequency. Therefore, the magnitude variations of |ΔV AC n | and |ΔV B D n | in the current PWM cycle compared to those in the next PWM cycle are relatively small. However, this effect becomes more prominent in a PWM signal carrying higher audio frequency content. This is because the duty ratio changes between adjacent PWM cycles are relatively large. Therefore, the magnitude differences in |ΔV AC n | and |ΔV B D n | between adjacent PWM cycles are increased. In return, the time duration of phases 1 and 3 becomes very inconsistent.
Another potential cause of harmonic distortion comes from the pulse skipping effect of g o (t). This occurs when g i (B n ) and g i (A n +1 ) switch before h o (t) settles to its respective threshold voltage level to trigger g o (t) to switch states at C n and D n , respectively. For instance, the switching time sequence becomes . . . A n , B n , C n , D n . . . instead of . . . A n , C n , B n , D n . . . under the no-noise condition. This effect arises when |ΔV AC n | or |ΔV B D n | have a sufficiently high value to cause a very long integrating time in phase 1 or phase 3 respectively. In other words, potential harmonic distortion would be introduced when the system is excited by g i (t) with high modulation index. Also, it is worth mentioning here that this effect is actually cumulative and will carry over to the next PWM cycle. Therefore, harmonic distortion due to pulse skipping is more obvious for lower audio frequency signals with large number of consecutive high duty ratio pulses.
C. Proposed THD Enhancement of the Second-Order PWM Feedback Loop
In order to alleviate the harmonic distortion problem for the second-order PWM feedback design, one of the options is to decrease the gain G 2 . Doing so reduces the maximum value of |ΔV AC n | and |ΔV B D n |, and also the tendency toward pulse skipping as described in the previous section. Based on (14), (15) and (16), G 2 can be reduced without affecting G 1 by increasing the value of R 3 in Fig. 4(b) . However, the zero in its transfer function (14) would move toward the lower frequency, and eventually, a first-order roll off rate would become dominant if the value of R 3 is sufficiently large. As a result, the PSR performance would deteriorate as the NTF 2nd-Order (2b) becomes a first-order function that is equivalent to NTF 1st-Order (2a). This would defeat the purpose of having a second-order integrator in the correction circuit. In order to reduce the harmonic distortion while keeping its second-order PSR performance, a profound understanding of how |ΔV AC n | and |ΔV B D n | can be minimized is required.
As mentioned in the previous section, the huge magnitude of |ΔV AC n | and |ΔV B D n | would result in a large integrating time in phases 1 and 3. To minimize the delay time, the values of |ΔV AC n | and |ΔV B D n | must be reduced. Based on the integrator correction mechanism, |ΔV AC n | can be minimized by intentionally introducing a positive d.c. error (V c ) to g o (t). As a result, the integrator would attempt to correct for the intended d.c. error by producing a negative curve in phase 4. Thus, the maximum value of |ΔV AC n | would then be reduced. Consequently, the overall integrating time in phase 1 in each PWM cycle would be reduced. However, the maximum magnitude of |ΔV B D n | is not affected by simply increasing the magnitude of g o (t). Therefore, it is necessary to reduce the magnitude of g i (t) by the same amount to produce a similar effect in phase 2. However, the magnitude of V c should not be too large as it might introduce a pulse splitting problem in g o (t) similar to Fig. 7(a) . In general, it is recommended that the optimum instantaneous voltage values of h o (A n ) and h o (B n ) should be near to +V and −V, respectively, when the system is excited by a 50% duty ratio PWM input signal under noise-free conditions as depicted in Fig. 10(a) . Consequently, the resulting h o (t) would become similar to the first-order design in Fig. 6 . This condition can be summarized as follows:
In this way, the resulting time delays in phases 1 and 3 are effectively reduced. As a result, the cycle-to-cycle time delay variations are also minimized. Thereby, the overall harmonic distortion of the system is reduced. In this manner, the transfer function of the second-order integrator is preserved, and the overall THD of the output signal is, therefore, improved without compromising the second-order PSR performance. In order to find the optimum V c based on the aforementioned criterion, the integrator output signal at each phase that was defined in [24] has to be redefined based on Fig. 10 . The redefined equations for the integrator output signal is summarized in Table II . Using a similar approach to that in [24] with the conditions as indicated in (18) and (19) , the equations in Table II can be simplified to a cubic equation for V c as shown in (20) . Therefore, the optimum value of V c can be easily found by solving the cubic equation (20) 
The negative value of V c is trivial and a high V c would lead to pulse splitting problems, which would consequently increase the PWM switching rate
where Δ defines the hysteresis of the comparator.
D. Proposed THD Enhancement of the Second-Order PWM Feedback Loop
Based on Figs. 4(b) and 8, the simplified system loop gain of the second-order loop is shown in (21) and the loop plot is shown in Fig. 11 loop gain Note that (21) contains an LHP zero at 1/(2R 3 C). Similar to the case in [26] , this zero is designed to be at high frequency (but less than the unity gain frequency) to increase the open-loop phase at high frequency, thus avoiding the ac instability. In addition, the unity gain frequency should be lower than the switching frequency to prevent the PWM pulse splitting problem (i.e., multiple high-frequency pulses appearing at the output PWM signal within one PWM cycle). However, the occurrence of pulse splitting in the output PWM signal would not result in a linearity problem. In fact, this is very similar to the ripple instability condition described for configuration B in [23] . The zero magnitude pole in the loop transfer function ensured the stability of the closed-loop linearized small-signal system, while the ripple instability (i.e., pulse splitting effects in this case) does not affect the closed-loop system linearity [23] . Instead, an extra switching in the output PWM signal improves the overall THD of the low-passed audio output signal (as the loop continues to correct the low frequency errors) at the expense of the switching power consumption and circuit reliability [23] . On the other hand, a more severe criterion for stability consideration is the pulse skipping problem as mentioned in the previous section. In the case of this second-order PWM feedback loop under noisefree conditions, pulse skipping occurs when the integrator gain is not sufficient to produce an output signal that is fast enough to track the PWM signal. In a more serious case, oscillation occurs at the output audio signal. Therefore, the low-frequency gain of the second-order integrator should be sufficiently high to avoid the pulse skipping problem. Hence, the system stability can be ensured.
V. THD ANALYSIS FOR THE PROPOSED CDA POWER STAGE
In this section, the simulation and measurement results are presented. The first-and second-order designs are simulated using both MATLAB Simulink Model (refer to Figs. 5 and 8) and Cadence Spectre simulation with GF's 0.18-μm CMOS process [refer to Fig. 4(a) and (b) ]. In addition, the proposed design was fabricated with GF's 0.18-μm CMOS technology and the micrograph of the test chip is shown in Fig. 12 . The circuit operates at 3.3 V supply voltage and the maximum unclipped power efficiency obtained with a 16 Ω load condition is 89.5%. It had been shown in [20] that the proposed design attains a comparable PSR performance, with much better THD results than the PowerDac design that was introduced in [17] . In this paper, the sources of harmonic distortion of the proposed design are identified, and verified with the simulation and measurement results shown in this section.
In this section, the second-order feedback loop design discussed in Section IV-B is denoted as second-order design. On the other hand, the second-order feedback loop design with enhanced THD performance as introduced in Section IV-C is denoted as enhanced second-order design. Fig. 13 depicts the PSR comparison of the proposed closed-loop CDA power stages across the audio band (from 100 Hz to 20 kHz). A 50% duty ratio PWM signal with a pulse frequency of 400 kHz was first generated by a Natural Sampling PWM modulator. A sinusoidal test tone was then applied to the positive power supply rail of the CDA power stage to simulate the supply noise condition. In addition, an ACBC-DPZ [27] op-amp was used for the integrator in both Cadence Spectre simulation and the actual chip measurement. On the basis of Fig. 13(a) and (b) , the following observations are made:
1) The PSR for the proposed circuits generally degrades as the supply noise frequency increases. This is due to the high-pass noise shaping effects as shown in (2a) and (2b).
2) The slight deviation in the PSR between the simulation and measurement results is mainly due to the noise floor therein. 3) From Fig. 13(a) , the PSR results for the first-order design obtained from the Spectre simulation are closely matched to its MATLAB Simulink model as well as its first-order NTF plot derived earlier in (2a). In addition, the simulation and the measurement results show that the first-order feedback topology has a PSR of more than −60 dB at 217 Hz. 4) Both the second-order and the enhanced second-order designs have similar PSR performance as they share the same circuit architecture and also the same NTF. 5) Fig. 13(b) shows that both the second-order design and the enhanced second-order design attain more than − 100 dB PSR performance at 217 Hz for the simulation. However, the actual measured PSR is approximately − 80 dB. 6) The deviation in the second-order NTF and the respective Spectre simulation, and also the practical measurements, at low frequency is mainly due to the fact that the openloop gain of the op-amp is not taken into account in the NTF derivation in (2b). In conclusion, the proposed second-order integrator feedback design architectures have a much better PSR performance across the whole audio band due to the second-order noise-shaping effect.
Fig. 14 depicts the THD of the closed-loop PWM power stages for different input modulating signal frequencies (from 100 Hz to 20 kHz). The PWM reference input of the CDA power stage is generated by modulating a sinusoidal test tone with a triangular wave carrier frequency at 400 kHz. It is worthwhile to mention here again that the PWM input signal is generated by open-loop natural sampling PWM and the Class-D power stage is implemented with zero dead time because we would like to isolate and quantify the nonlinearities generated by the proposed closed-loop PWM power stages for analysis. On the basis of Fig. 14 , the following observations are made:
1) The THD results in Fig. 14(a) and (b) show that the MATLAB Simulink models are closely matched to the Spectre simulation. 2) Based on Fig. 14(a) and (b) , the simulated first-order feedback loop design attains the lowest THD among the three. These results verify the earlier conclusion that no inherent THD was generated in the output PWM signal under an ideal condition for the first-order PWM feedback loop design. 3) From Fig. 14(b) , the simulated THD results verify the analysis in Section IV that the THD performance for both the second-order and enhanced second-order designs generally degrades as the frequency increases. 4) Following "3," the proposed enhanced second-order design attains a substantial improvement in THD performance across the audio band as compared to the secondorder design. In other words, it further verifies the conclusions in the THD enhancement analysis discussed in Section IV-C. 5) The measured THD is generally higher than that of the simulated results. This is mainly due to the noise floor, the quality of the LC low-pass filter, process variation, 1/f and thermal noise, power supply spike, ground bounce, substrate noise due to the high switching current, the linearity of the triangular carrier for the PWM stage, the rise and fall time of the PWM signal, the measuring equipment etc., that was being used in the measurement. 6) The measured THD results decrease with the input frequency because of the internal filtering effect of the measurement devices. Therefore, the harmonics of those signals with higher fundamental frequency were not captured. Fig. 15(a) shows that the simulated THD performance for the first-order design decreases as the output power increases. Conversely, the simulated THD results for both the second-order and the enhanced second-order designs in Fig. 15 (b) increase with the output power. 3) Fig. 15(b) also depicts a relatively high simulated THD result for the second-order design with the output power of 54 mW (the corresponding modulation index = 0.9). This is mainly due to the large values of |V AC n | and |V B C n |, and the pulse delay effect as explained in the earlier section. 4) Following "3," it is worthwhile to mention here that the measured THD results obtained from the enhanced second-order design are better than those of the secondorder design by at least a factor of 2. In addition, the enhanced second-order design attains a much better THD performance at the output power of 54 mW (modulation index = 0.9). As the impedance for most headphone speakers varies with frequency, it is worthwhile to investigate the performance of the proposed first-and second-order PWM feedback loops against the output load variations. Therefore, the resistance of the output load is reduced by approximately four times to investigate the nonlinear effects on the system due to the reduction of the load. The cutoff frequency for the respective loading condition is being maintained at 35 kHz. Fig. 16 shows the THD results across the audio band for the CDA power stages with two different loading conditions (4 and 16 Ω). Fig. 16(b) , it can be seen that it is still relatively sensitive to the changes in the load resistance. The THD results obtained for 4 Ω resistive load are approximately 14 times higher than those obtained for the 16 Ω resistive load condition. 3) Following "2," it was suggested by the mathematical analysis for the first-order feedback loop in the earlier section that its THD performance depends very much on the quality of the input PWM reference signal. From the simulation and measurement results, it is seen that the amount of nonlinearity introduced in the output power stage is also a factor affecting its THD performance. It is worthwhile to mention here again that the first-order PWM feedback loop would not generate any inherent THD by itself. 4) Conversely, Fig. 16(c) shows that the load resistance variations do not affect the THD results obtained by both the second-order design and the enhanced second-order design across the audio band. The THD performance of the proposed design against power stage transistor variations is investigated by performing the four corner simulations as depicted in Fig. 17 . The worst case THD result for the open-loop CDA power stage is obtained in the sf condition and it deviates from the typical condition THD results by approximately 160%. In contrast, the worst case THD deviation in the four corner simulations for the first-order design is below 30%, and less than 20% for both enhanced second-order and second-order designs.
In summary, the simulation and measurement results show that the first-order design has a good THD performance of less than 0.01% with a proper sizing of the power stage MOSFET transistor, regardless of input audio frequency. However, the first-order design is relatively sensitive to load resistance variations. Also, its measured PSR performance at 217 Hz is only -60 dB. On the other hand, both the proposed second-order designs achieved very good PSR measurement of -80 dB at 217 Hz and the second-order Class-D power stages PWM feedback loop design is insensitive to any load variations. In addition, with careful analysis of the causes of its inherent harmonic distortion, the THD results can be reduced by at least a factor of 2. According to the Spectre simulation, the maximum THD result for the enhanced second-order design is less than 0.1% across the audio band and the full modulation index range. Hence, the proposed enhanced second-order design has the best PSR and THD tradeoff over the entire range of modulation index and frequency.
VI. CONCLUSION
An in-depth mathematical analysis of the proposed first-order feedback loop CDA power stage is presented. Also, an intuitive way to understand the causes of inherent harmonic distortion of the second-order feedback loop CDA power stage is provided. Based on such understanding, the harmonic distortion of the second-order PWM feedback loop is effectively reduced by intentionally creating a voltage difference between the input and output PWM signals. The respective behaviors of PSR and THD performance for the CDA power stage PWM feedback loop designs are verified using the MATLAB Simulink Model, the Spectre Simulation, as well as practical measurement with GF's 0.18-μm CMOS process. The proposed enhanced secondorder PWM feedback loop can achieve a simulated PSR of more than −100 dB and −80 dB practically at 217 Hz, and a THD below 0.1% from 1 to 20 kHz regardless of any loading condition as well as process variation. This shows that the proposed negative PWM feedback loop can effectively reduce the power supply noise and nonlinearities of a CDA power stage. Hence, the power stage is very suitable for CDA applications in which the PWM signal from a digital PWM can be replicated with sufficient drive to drive the loud speaker.
